Tuesday 24 June 2014

Kirchoff’s Voltage Law and Example

Kirchoff’s Voltage Law

Kirchoff’s Voltage Law (KVL) states that the algebraic sum of the voltages across any set of
branches in a closed loop is zero.




Note that a current direction must have been assumed. The assumed current creates a voltage
across each resistor and fixes the position of the “+” and “-” signs so that the passive sign convention
is obeyed. The assumed current direction and polarity of the voltage across each resistor must be in agreement with the passive sign convention for KVL analysis to work.

Consider the following worked Example.


No comments:

Post a Comment